

Organisation

Computer
Unit

Prepared by
A-Srinivasan
Assoc prof,
SITAMS,
Chittoor

(1)

Unit

Computer Organization

Computer Organization refers to the Operational Computer Organization that realizes the units and their interconnections that realizes the architectural specification.

Examples:

- Control signals
- Interfaces between computer and peripherals
- Memory technology being used.

Basic structure of Computers:

Computer types:

- ① Digital computers
- ② personal Computers
- ③ Notebook Computers
- ④ Workstations
- ⑤ Enterprise system
- ⑥ Server
- ⑦ Super computer.

Digital Computer:

→ It is a fast electronic calculating machine which accepts digitized input information, process it to list of internally stored instruction and produces the resulting output information.

- The list of instruction is called as computer program and internal storage is called computer memory.
- The Computer may widely vary in size, cost and power.

Personal Computer:

- The most common computer is personal computer which can be used in homes, ~~sheets~~, schools, business, office etc.
- It is the most common form of desktop computer that have processing and storage unit, visual display, audio output unit and a keyboard.
- In this storage media includes hard disc, CD ROM and diskettes

Notebook Computers:

- It is another version of personal computer where all the components are packed into a single unit.
- It is portable and size is of thin brief case.

Ex: Laptops, Tablet PC

(3)

Workstations:

- Workstations are of with high resolution
- graphics and I/O capability that performs more computational power than personal computers
- It can be used in engineering application and interactive design work.

Enterprise System: (or) Mainframes System:

- It is a large and powerful system that are used for business data processing.
- It computes at high power and has very large storage.

Servers:

- It contains very large size database, storage unit and capable of handling large volumes of request to access the data
- Servers are widely used in education, business and personal user communities.


Super Computers:

- It is used for large scale numerical calculation required in applications such as weather forecasting, aircraft design and simulation.

Functional units:

A computer consist of five functional units

- They are
- ① Input unit
 - ② Memory unit
 - ③ ALU
 - ④ output unit
 - ⑤ Control unit.



Basic functional units of Computer

- The input unit accept the coded information from the user through the electromechanical device such as keyboard or from other computer.
- The information received is either stored in memory or immediately used by ALU to perform desired operation.
- The processing steps are determined by a program stored in the memory.
- finally the results are sent back to the user through the output unit.

(5)

- The input & output unit is often collectively called Input output unit.
- The processor fetches the instruction from the memory and performs the desired operation.
- The computer is completely controlled by the stored program, except for possible external interruptions by an operator or by I/O devices connected to machine.
- Data are the numbers or encoded characters that are used as operands by the instruction.
- As computer knows only machine language, the source program (HLL) is translated into machine language program by the compiler.
- Each number, character or instruction is encoded as a binary digits called bits, each have one of two possible values 0 or 1.
- Two standard binary code formats are ASCII (American Standard Code for Information Interchange) where each character is represented as a 7 bit code and EBCDIC (Extended binary coded decimal Interchange code) which is represented as a 8 bit code.

Input unit:

- Computer accepts coded information through Input units that reads the data.

(6)

→ The most well known input device is the keyboard where a key is pressed, the corresponding letter(s) where a key is pressed, the corresponding letter(s) is automatically translated into its corresponding binary code and the same is stored or transferred to either memory or the processor.

Memory unit:

- The function of the memory unit is to store the programs and data
- There are two classes of storage called Primary and Secondary storage.
- Primary memory is the fast memory where the programs are stored while they are executed.
- The memory contains a large number of storage cells, each capable of storing one bit of information. Each cell is used as a fixed size cell called as word. The memory is organized so that the content of one word containing 'n' bits can be stored or retrieved in one basic operation.
- Each cell in the memory is given a distinct address to provide easy access to the word.
- The given word is accessed by specifying its address and issuing a control command signal that starts the storing or retrieval process.
- The no. of bits in each word is referred to as word length, that ranges from 16 to 64 bits.

(7)

→ Memory in which any location can be reached in short and fixed amount of time after specifying its address is called as RAM.

→ The time required to access one word is called as memory access time.

→ Secondary storage is used to store large amount of data and many programs

→ The typical secondary storage devices are magnetic disk, magnetic tapes, and optical disks.

Arithmetic and logic unit:

→ The basic arithmetic operations are performed in ALU. Eg: two numbers to be added

→ The two numbers are brought into the processor and actual addition is carried out by ALU

→ The sum may be stored in memory or retained in the processor for immediate use.

→ When operands are brought into processor they are stored in high speed storage element called registers.

→ Access time to register is faster than the access time to memory.

Output unit:

→ Its function is to send processor results to the outside world (or) user.

(8)

Eg: Monitor, Printer etc.

- Some units such as graphic displays provide both input function and output function.

control unit:

- The memory, ALU, I/P and O/P unit store and process information and perform I/O operation. The Control Unit sends the control signals to other units and senses their states.
- The actual transfers are generated in the control circuits by timing signals that determines when a given action is to take place.

The operation of Computer can be summarized as follows:

- The computer accepts information in the form of programs and data through I/P unit and stores it in memory.
- Information stored in the memory is fetched under program control, into arithmetic & logic unit where it is processed.
- Processed information leaves the computer through output unit.
- All the activities inside the Computer are directed by the Control unit.

(9)

Basic Operational Concepts

Consider the following instruction

Add LocA, R0


→ This instruction adds the operand at memory LocA to the operand in a register R0, which is present in processor and their sum is stored in R0 which is overwritten.

→ The above instruction performs the following steps

1. The instruction is fetched from the memory into processor.
2. The operand at LocA is fetched and added to the contents of R0.
3. The resulting sum is stored in Register R0.

→ Transfer between memory and processor are started by sending the address of memory location to be accessed to the memory unit and issuing appropriate control signal.

→ The below figure shows how the transfers can be done b/w memory and processor.



Instruction Register (IR):

It holds the instruction that is currently being executed.

Program Counter (PC):

It contains the address of the instruction that is to be fetched.

Memory address Register (MAR):

It holds the address which is to be accessed.

Memory Data register (MDR):

It contains the data to be written or read out of the addressed location.

→ Execution of the program starts when the PC is set to point to the first instruction of the program.

→ The Content of PC are transferred to the MAR and 'read' control signal is sent to the memory.

→ Then the word is read out of the memory and loaded into the MDR.

→ The Contents of MDR are transferred to the IR.

→ If the instruction involves an operation to be performed by ALU, the operands are fetched from the memory.

→ When the operands are fetched and moved to MDR then transferred to ALU to perform desired operation.


Bus structure:

→ When a word of data is transferred between units, all its bits are transferred in parallel, ie the bits are transferred simultaneously over many lines or wires, one bit per line.

→ A group of lines that serves as a connecting path for several devices is called as bus.

→ The lines can carry the data, address and control signals.

→ The simplest way to interconnect functional units is to use single bus which is shown below.



→ All the units are connected to the bus, because the bus can be used ^{for} only one transfer at a time, only two units can actively use the bus at any given time.

→ The main thing of single bus structure is its low cost and its flexibility for attaching peripheral devices.

→ Systems that contains multiple buses achieve more Concurrency in operations by allowing two or more transfers to be carried out at the same time, which leads to better performance but at an increased cost.

- Memory and processors operate at electronic speed making them the fastest part of a Computer.
- All the devices must communicate with each other over a bus, so an efficient transfer mechanism must be used to smooth out the differences in timing among processors, memories and external devices.
- A common approach is to include buffer registers with the devices to hold the information during transfer.

Ex: → Consider the transfer of an encoded character from the processor to a character printer. The processor sends the character over the bus to the printer buffer.

- Once the buffer is loaded, the printer can start printing and the bus and processor are no longer needed ~~and~~ which can be released for other activity.
- The printer continues printing the character in its buffer and it is not available for further transfer until this process is completed.
- Thus buffer registers carry timing differences among processors, memory and I/O devices.

Bus:

Bus connects various components in a computer system

Bus types:

- ① Internal bus (or) System bus
- ② External bus
- ③ Control bus
- ④ Synchronous bus
- ⑤ Asynchronous bus
- ⑥ Data bus
- ⑦ Address bus

Internal bus:

→ This bus is used inside the processor system
 → It is also referred as System bus, which is used to transfer data, address and control signals.

External bus:

→ This bus is used to interface with the devices outside the processor system.

→ It is typically used to connect I/O devices.

Control bus:

→ The Control bus carries the transaction specific control information.

control information

→ Some typical control signals are

① Memory Read and Memory Write

② I/O Read and I/O Write

③ Ready

④ Bus request and Bus Grant

⑤ Interrupt and Interrupt acknowledgement

⑥ DMA request and DMA acknowledgement

⑦ Clock

⑧ Reset

Data bus:

→ A databus allows better computer subsystem for the transfer of data from one unit to other unit.

→ This includes transferring data to and from memory or from processor to other components.

→ The amount of data a data bus can handle is called as bandwidth.

→ A typical data bus is 32 bit wide means that 32 bit of data can travel through bus every second.

→ newer computer data buses can handle 64 bit and even 96 bit data path.

Address bus:

- A address is a computer bus that is used to specify a physical address when a processor needs to read or write to a memory location, it specifies that memory location on the address bus
- The width of address bus is 32 bits

Synchronous bus:

- A bus used to interconnect devices that comprise a computer system where the timing of transactions between devices is under the control of synchronizing clock signal.

→ A device connected to a synchronous bus must guarantee to respond to a command within the period set of the clock signal or transmission error will occur

Asynchronous bus:

- A bus used to interconnect devices where information transfer b/w of the computer system devices are self timed rather than controlled by synchronizing clock signal.
- A connected device indicates its readiness for transfer by activating a request signal.
- A responding device indicates the completion of transfer by issuing an acknowledgement signal.

Software: → Computer s/w is the list of instruction that makes the hardware friendly to the user.

→ System Software is a collection of programs that are executed as needed to perform functions such as.

- ① Receiving and interpreting user commands
- ② Entering, editing application program and storing them as files in secondary storage device.
- ③ Managing the storage and retrieval of files in secondary storage device
- ④ Running the standard application programs
such as word processor, Spread Sheets or games with data supplied by the user
- ⑤ Controlling I/O units to receive input information and produce output result.
- ⑥ Translating the program from source program to the object form
- ⑦ Linking and running user written application programs with existing standard library functions

- Examples of System Software are Compiler, operating System, Interpreter, editors and so on.
- Application s/w are developed to assist the user to perform specific task.
- In order to run an application program, the computer must already contain these kinds of system softwares.

Performance:

→ The most important measure of the computer is its performance i.e. how quickly it can execute the programs.

→ Let us see some of the performance measures

① Processor clock:

→ Processor Circuits are controlled by a timing signals called as a clock. The clock defines regular time intervals called clock cycle.

→ To execute a machine instruction, the processor divides the action to be performed into a sequence of basic steps; such that each step can be completed in one clock cycle.

② Basic performance equation:

Let T be the processor time required to execute a program that has been prepared in some

high level language.

∴ The processor execution time for a program is

$$\text{given by } T = \frac{N \times S}{R}$$

where N = No. of actual machine instructions
 S = steps to be taken to execute one machine instruction.

R = clock rate per second.

Pipelining and SuperScalar Operation:

- The improvement of performance can be achieved by overlapping the execution of successive instruction called Pipelining.
- When multiple no. of instructions are to be executed by creating parallel paths ie the several instruction can be executed in every clock cycle. This mode of operation is called SuperScalar operation.

Clock rate:

There are two possibilities for increasing the clock rate. They are

- ① Improving the integrated circuit technology to work in a fast way
- ② Reducing the amount of processing done in one basic step.

Instruction set: CISC and RISC:

- Complex instruction set computer has bigger instruction set ie, it involves more number of steps for processing a single instruction
- Reduced instruction set computer has smaller instruction set ie it requires minimum number of steps for processing

Compiler:

- A compiler translates a high level language program into sequence of machine instructions. So we need to have a suitable machine instruction set, then the compiler will provide good performance.

Performance Measurement:

- The Computer Community adopted the idea of measuring Computer performance using benchmark programs.
- A non profit organization called System Performance Evaluation Corporation (SPEC) selects and publishes the representative application programs for different domains.

Multiprocessors and Multicomputers:

- Large Computer Systems may contain numbers of processor units, in which they are called as multiprocessor system.
- These systems execute a number of different task in parallel or they execute subtasks of a single large task in parallel.
- All the processors have access to all of the memory in such systems, and they are termed as shared memory multiprocessor system.
- The high performance of these systems comes with much increased complexity and cost.
- In addition to multiple processors and memory unit the cost is increased because of the need for more complex interconnection networks.
- In contrast, it is also possible to use an interconnected group of complete computers to achieve high total computational power.
- When the tasks they are executing need to communicate, they do so by exchanging messages over a communication network. This is referred as message passing multicomputers.

Data Representation:

Datatypes:

→ The datatypes found in the registers of digital computers may be classified as

(1) Numbers used in arithmetic computation

(2) Letters of the alphabet used in data processing

(3) Other discrete symbols used for specific purposes

→ we represent each data in binary form in the registers

Number System:

radix:

→ A number system of base or radix r is a system that uses distinct symbol for r digits. To determine the quantity of the number represented, it is necessary to multiply each digit by an integer power of r and then form the sum of all weighted digits.

Decimal:

→ The Decimal system number uses the radix 10 system.

→ The 10 symbols are 0, 1, 2, 3, 4, 5, 6, 7, 8, 9

→ The digit 824.5 is represented as.

$$8 \times 10^2 + 2 \times 10^1 + 4 \times 10^0 + 5 \times 10^{-1}$$

which indicates that 8 hundreds plus 2 tens plus 4 units plus 5 tenths.

Binary:

→ The binary number system uses the radix 2.

The two digits will be 0 and 1.

→ The string of digits 101101 is interpreted as

$$1 \times 2^5 + 0 \times 2^4 + 1 \times 2^3 + 1 \times 2^2 + 0 \times 2^1 + 1 \times 2^0 = 45$$

→ To distinguish between different radix numbers the digit will be enclosed in parenthesis and the radix of the number inserted as a subscript.

$$\text{Sg: } (101101)_2 = (45)_{10}$$

Octal & Hexadecimal:

→ The octal (radix 8) and hexadecimal (radix 16)

The eight symbols are 0, 1, 2, 3, 4, 5, 6, 7. The sixteen symbols are 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, A, B, C, D, E, F

→ The symbols, A, B, C, D, E, F corresponds to the decimal numbers 10, 11, 12, 13, 14, 15 respectively.

→ The number in radix 8 can be converted to the familiar decimal system by forming the sum of the weighted digits.

Sg: Octal 736.4 to decimal

$$(736.4)_8 = 7 \times 8^2 + 3 \times 8^1 + 6 \times 8^0 + 4 \times 8^{-1}$$

$$= 7 \times 64 + 3 \times 8 + 6 \times 1 + \frac{4}{8} = (478.5)_{10}$$

The decimal number of hexadecimal F3 is

$$(F3)_{16} = F \times 16^1 + 3 \times 16^0 = (15 \times 16) + 3 = (243)_{10}$$

Conversion:

- The conversion of decimal 41.6875 into binary is done by first separating the number into its integral part 41 and fraction part .6875.
- The integral part is converted by dividing 41 by $r=2$ to an integer quotient 20 and a remainder 1.
- The quotient is again divided by 2 to give a new quotient and remainder.
- This process is repeated until the integer quotient becomes 0.
- The first remainder will give the low-order bit of the converted binary number.

$$\begin{array}{r}
 2 | 41 \\
 2 | 20 - 1 \\
 2 | 10 - 0 \\
 2 | 5 - 0 \\
 2 | 2 - 1 \\
 2 | 1 - 0 \\
 0 - 1
 \end{array}
 \quad (41)_{10} = (101001)_2$$

- The fraction part is converted by multiplying it by 2 to give an integer and a fraction. It is again multiplied by 2 to give a new integer and a new fraction. This process is repeated until fraction part becomes zero.

zero

→ finally two parts are combined to give total required conversion.

Integral Part

$$\begin{array}{r} 41 \\ \times 2 \\ \hline 20-1 \\ \times 2 \\ \hline 10-0 \\ \times 2 \\ \hline 5-0 \\ \times 2 \\ \hline 2-1 \\ \hline 1-0 \end{array}$$

$$(41)_{10} = (101001)_2$$

Fraction part

$$0.6875$$

$$\begin{array}{r} 0.6875 \times 2 \\ \hline 1.3750 \times 2 \\ \hline 0.7500 \times 2 \\ \hline 1.5000 \times 2 \\ \hline 1.0000 \end{array}$$

$$(0.6875)_{10} = 0.1011$$

$$\therefore (41.6875)_{10} = (101001.1011)_2$$

Octal and hexadecimal numbers:

→ The conversion from and to binary, octal & hexadecimal plays an important role in digital computer.

→ Each octal digit represents to 3 and each hexadecimal digit represents to 4 binary digits.

→ Conversion from binary to hexadecimal is from four digits.

Ex:-

A	F	6	3	Hexadecimal
1010	1111	0110	0011	Binary Octal.

Octal Number	Binary Code	Decimal equivalent
0	000	0
1	001	1
2	010	2
3	011	3
4	100	4
5	101	5
6	110	6
7	111	7

Hexadecimal Number	Binary Code	Decimal
0	0000	0
1	0001	1
2	0010	2
3	0011	3
A	1010	10
B	1011	11
C	1100	12
D	1101	13
E	1110	14
F	1111	15

0001 0100
1111 1000
20
248

Decimal representation:

→ The binary number system is the most natural system for a Computer, but people are experienced to the decimal system.

→ One way to solve this conflict is to convert all input decimal numbers into a binary number.

The another alternative bit assignment most commonly used for the decimal digits is the straight binary assignment listed in the following table. It is known as BCD.

<u>Decimal</u>	<u>BCD</u>
0	0000
1	0001
2	0010
3	0011
:	
10	0001 0000
248	0010 0100 1000

→ The only difference b/w a binary number and BCD is that in BCD each decimal digit is represented separately by a four bits.

Complements:

→ Complements are used in digital computers for simplifying the subtraction operation and for logical manipulation.

→ There are two types of complements ① r's complement.

② $(r-1)$'s complement

When the value of base r is substituted, the two types are referred

→ ~~The two types~~ are 1's and 2's complement

for binary numbers and ~~r-1's~~ 2's complement for decimal numbers.

$(r-1)$'s complement:

9's complement Given a number N in base r having 'n' digits, the $(r-1)$'s complement of N is defined as $(r^n - 1) - N$.

$$\text{Ex: } r=10 \therefore r-1=9$$

So the 9's complement is $(10^n - 1) - N$. Now

10^n represents a number that consists of a single 1 followed by n 0's. $10^n - 1$ is number represented by n 9's

Ex: with n=4 we have $10^4 - 1 = 9999$

→ The 9's complement is then obtained by subtracting each digit from 9.

Ex.: 9's complement of 546700, 12389

$$999999 - 546700 = 453299$$

$$999999 - 12389 = 8761 \text{ (with carry)}$$

1's complement:

for binary numbers $r=2$ & $r-1=1$ so the

1's complement of n is $(2^n-1) - n$

$$\text{Ex.: } n=4, (2^4-1) = 15 = (1111)_2$$

The 1's complement of a binary number is formed by

changing 1's into 0's and 0's into 1's.

Ex.: The 1's complement of 1011001 is 0100110

→ The $(r-1)$'s complement of octal or hexadecimal numbers are obtained by subtracting each digit from

7 and F (decimal 15) respectively.

r's Complement:

10's complement: The r's complement of a 'n' digit number N in

base r is defined as $r^n - N$ for $N \neq 0$ and 0 for $N=0$.

→ Thus the 10's complement of the decimal 2389 is

$$(10000 - 2389) = 7611$$

→ r's complement is obtained by adding 1 to

$$(r-1)'s \text{ complement} \text{ since } r^n - N = [(r^{n-1}) - N] + 1$$

The 2's complement of binary 101100 is

$$010011 + 1 = 010100.$$

Subtraction of unsigned numbers:

→ The direct method of subtraction uses the borrowing concept

→ The subtraction of two n digit unsigned numbers $M - N$ ($N \neq 0$) in base r can be done as follows

1. Add the minuend M to the r 's complement of the substrahend N . This performs $M + (r^n - N) = M - N + r^n$

2. If $M \geq N$ the sum will produce an end carry r^n which is discarded and what is left is the result $M - N$.

3. If $M < N$, the sum doesn't produce an end carry and is equal to $r^n - (N - M)$, which is the r 's complement of $(N - M)$

Ex: $72532 - 13250 = 59282$

The 10's Complement of 13250 is

$$99999 - 13250 = 86749 + 1 = 86750$$

$$M = 72532$$

10's complement

$$\text{of } N = \underline{\underline{86750}}$$

$$\text{Sum} = \boxed{159282}$$

Discard the end carry 1 and Answer = 59282

$$\underline{\text{Ex}} \quad M < N \quad \text{i.e. } M = 13250$$

$$N = 72532$$

produces negative 59282

$$M = 13250$$

$$10^1 \text{ complement of } N = \underline{\underline{27468}}$$

$$\text{Sum} = \underline{\underline{40718}}$$

There is no end carry

\therefore Answer is negative 59282

which is 10¹s complement of

$$40718$$

$$\begin{array}{r}
 \text{10}^1 \text{ complement of } N \\
 \hline
 \underline{\underline{99999 - 72532}} \\
 = 27467 + 1 \\
 = 27468 \\
 \hline
 \text{10}^1 \text{ complement of } 40718 \\
 \hline
 \begin{array}{r}
 99999 \\
 (-) 40718 \\
 \hline
 59281
 \end{array} \\
 \hline
 (+) \quad \quad \quad 1 \\
 \hline
 59282
 \end{array}$$

Binary Numbers:

$$\textcircled{1} \quad x = 1010100 \quad y = 1000011$$

$$x = 1010100$$

$$2^1 \text{ complement of } y = \underline{\underline{0111101}}$$

$$\boxed{1} \quad \underline{\underline{0010001}}$$

Discard the end carry

$$\begin{array}{r}
 2^1 \text{ complement} \\
 \hline
 \underline{\underline{1000011}} \\
 + \quad \quad \quad 1 \\
 \hline
 0111100 \\
 + \quad \quad \quad 1 \\
 \hline
 0111101
 \end{array}$$

\therefore Answer is 0010001

$$\textcircled{2} \quad x = 1000011$$

$$\begin{array}{r}
 2^1 \text{ complement} \\
 \hline
 \underline{\underline{1101111}} \\
 + \quad \quad \quad \underline{\underline{0010000}} \\
 \hline
 \underline{\underline{0010001}}
 \end{array}$$

$$y = 1010100 \quad \therefore x = 1000011$$

$$2^1 \text{ complement of } y = \underline{\underline{0101100}}$$

There is no end carry

Answer is negative 0010001 which is 2¹s complement of 1101111

$$\begin{array}{r}
 2^1 \text{ complement} \\
 \hline
 \underline{\underline{1010100}} \\
 + \quad \quad \quad 1 \\
 \hline
 0101011 \\
 + \quad \quad \quad 1 \\
 \hline
 0101100
 \end{array}$$

Fixed Point representation:

→ There are two ways, we are going to represent the position of the binary point in a register.

① fixed position

② floating point representation

→ Fixed point method assumes that the binary point is always fixed in one position.

→ There are two positions most widely used. They are

① A binary point in the extreme left of the register to make the stored number a fraction.

② A binary point in the extreme right of the register to make the stored number as an integer.

Integer representation:

→ When an integer binary number is positive the sign is represented by 0 and the magnitude by a positive binary number.

→ When an integer binary number is negative the sign is represented by 1, but the rest of the number may be represented in one of three possible ways.

1. Signed magnitude representation (SMR)

2. Signed 1's complement " "

3. Signed 2's complement " "

→ The signed magnitude representation of a negative number

consist of the magnitude and a negative sign. Remaining
2, we are going to perform either 1's (or) 2's complement

$$\text{Ex: } +14 = 0000\ 1110 \quad - \text{8 bit register.}$$

Leftmost bits are zero in 8 bit register.

-14 can be represented in 3 ways.

→ The signed magnitude representation of -14 is obtained from +14 by complementing only the sign bit.

$$\text{Ex: } -14 = 1000\ 1110 \quad - (\text{SMR})$$

→ The signed 1's complement representation of -14 is obtained by complementing all the bits of +14, including the sign bit

$$\text{Ex: } -14 \rightarrow 1111\ 0001 \quad (\text{Signed 1's complement})$$

→ The signed 2's complement is obtained by taking the 2's complement of positive number including its sign bit

$$\begin{array}{r} \text{Ex: } -14 = 1111\ 0001 \\ (+) \underline{\hspace{1cm}} \\ 1111\ 0010 \end{array} = 1111\ 0010 \quad (\text{Signed 2's complement})$$

Arithmetic addition:

- The addition of two numbers in the Signed Magnitude representation follows the rules of ordinary arithmetic.
- If the signs are the same we add the two magnitudes and give the sum the common sign
- If the signs are different, we subtract the smaller magnitude from the larger magnitude and give result the sign of the larger.

$$\begin{array}{r}
 & -6 & 11111000 \quad (2^7 \text{ w/p}) \\
 +6 & 00000110 \\
 +13 & 00001101 \\
 \hline
 & 00010011 \\
 \\
 & +7 & 00000111 \quad (2^7 \text{ w/p}) \\
 & 00001101 \\
 \hline
 & 00010011
 \end{array}$$

- In contrast 2's complement addition is stated as follows.
- Add the two numbers, including their sign bits and discard the carry out of the sign bit position.
- The negative numbers must initially be in 2's complement and that if the sum obtained after the addition is negative, it is in 2's complement form.

$$\begin{array}{r}
 +6 \quad 00000110 \\
 -13 \quad 11110011 \quad (2^7 \text{ complement}) \\
 \hline
 -7 \quad 11111001 \quad (2^7 \text{ complement})
 \end{array}$$

$$\begin{array}{r}
 -6 \quad 11111010 \quad (2^7) \\
 -13 \quad 11110011 \quad (2^7 \text{ complement}) \\
 \hline
 -19 \quad 11101101 \\
 \hline
 & & (2^7 \text{ complement})
 \end{array}$$

Arithmetic Subtraction:

- Subtraction of two signed binary numbers when negative numbers are in 2's complement form is very simple and can be stated as follows:
 - Take the 2's complement of the subtrahend.
 - (including sign bit) and add it to the minuend (including sign bit). A carry out of sign bit is discarded (including sign bit).
- A subtraction operation can be changed to an addition operation if the sign of the subtrahend is changed.
- This can be demonstrated through the relationship.

$$(+A) - (+B) = (\pm A) + (-B)$$

$$(+A) - (-B) = (\pm A) + (+B)$$

- But changing a positive number to a negative number is easily done by taking its 2's complement. The reverse is also true.

Eg: $(-6) - (+3) = +7$

$$11111010 - 11110011$$

The subtraction is changed to addition by taking the 2's complement of the subtrahend (-3) to give $(+1)$.

$$\text{ie } 11111010 + 00001101 = 100000111$$

By removing the end carry we obtain the correct answer $00000111(+7)$

Overflow:

- When two numbers of n digits are added and the sum occupies $n+1$ digits, we say that an overflow occurred.
- An overflow is a problem in digital Computer because width of the registers is finite.
- The detection of an overflow after addition of two binary numbers depends on sign of the number ie whether it is signed or unsigned number.
- When two unsigned numbers are added, an overflow is detected from the end carry.
- In case of signed number the left most bit always represents the sign and negative numbers are in 2's complement form.
- When two signed numbers are added, the sign bit is treated as part of number and end carry doesn't indicate an overflow.
- An overflow doesn't occur if one number is positive and another is negative

Eg: Carry: 0 1

$$\begin{array}{r}
 +70 \\
 -01000110 \\
 \hline
 +150
 \end{array}$$

Carry: 1 0

$$\begin{array}{r}
 -70 \\
 -10111010 \\
 \hline
 -80 \\
 -10110000 \\
 \hline
 -150 \\
 01101010
 \end{array}$$

- Note that 8 bit result should have been positive but has a negative sign bit in first calculation and 8 bit result should have been negative but in second calculation

- however the carry out of sign bit position is taken as sign bit of the result, the 9 bit answer so obtained will be correct.
- Since the answer cannot be accommodated within 8 bits we say that an overflow occurred.

Overflow detection:

- The overflow can be detected by observing the carry into the sign bit and carry out of the sign bit position.
- If these two carries are not equal, an overflow condition produced.
- If these two carries are applied to exclusive OR gate, an overflow will be detected, when O/P of the gate is equal to '1'.

Decimal fixed point representation:

- The representation of decimal ~~base~~ number in a register is a function of the binary code used to represent a decimal digit.
- A 4 bit decimal code requires four flip flops for each decimal digit. in binary code.
- The representation of 4385 in BCD requires 16 flip flops i.e. four flip flops for each digits

$$0100 \ 0011 \ 1000 \ 0101$$

- By representing numbers in decimal we are wasting a considerable amount of storage space since number of bits required to store a decimal number in binary code is greater than the number of bits needed for its equivalent binary representation.
- However the advantage in using decimal representation is computer i/p and o/p data are generated by people who use ^{only} the decimal system

→

Floating point representation:

- The floating point representation of a number has two parts
- ① first part represents a signed fixed point called mantissa
 - ② The second part designates the position of the decimal point and is called the exponent.
- The fixed point mantissa may be a fraction or an integer

e.g. The decimal number +6132.789

fraction	Exponent
+0.6132789	+04

- The value of the exponent indicates that the actual position of the decimal point is four position to the right of the indicated decimal point in the fraction

→ The equivalent value is represented as $+0.6132789 \times 10^+$

→ The floating point is represented as

$$m \times 2^e$$

Only the mantissa m and the exponent e are physically represented in the register (including sign)

→ A floating point binary number is represented in a similar manner except that it uses base 2.

Binary number
Eg: +1001.11 is represented with 8 bit fraction and 6 bit exponent as follows

<u>fraction</u>	<u>exponent</u>
1001110	000100

→ The fraction has a 0 in the leftmost position to denote positive. The decimal point of the fraction follows the sign bit but is not shown in the register.

→ The exponent has the equivalent binary number for +4

→ The floating point number is equivalent to

$$m \times 2^e = +(.1001110)_2 \times 2^{+4}$$

Normalization:

→ A floating point number is said to be normalized if the MSB of the mantissa is non zero.

Ex: the decimal number 350 is normalized

but 0.0035 cannot be normalized.

→ Regardless of where the position of the radix point is assumed to be in the mantissa, the number is normalized only if its leftmost digit is nonzero.

Eg: 8 bit binary number 00011010 is not normalized because the msb is zero.

→ The floating point numbers are more complicated than the fixed point numbers and their creation takes longer time and requires more complex H/w.

Error Detection Codes

→ Binary information are transmitted through some communication medium which is subject to external noise that could change bits from 1 to 0 and vice versa.

→ In most practical system, there is always a finite probability of occurrence of errors

→ Two types of codes like error detection and error correction codes are used to detect and correct the errors

→ An error detection code is a binary code that detects digital errors during transmission. The detected errors cannot be corrected but their presence is indicated.

→ An error correcting code is a binary code that detects and corrects the bit errors occurred during transmission.

Parity bit:

→ The most common error detection code used is the parity bit.

→ A parity bit is an extra bit included with the binary message to make the total number of 1's either odd or even.

→ The message of 3 bits and two possible parity bits are shown below.

<u>Message</u>	<u>p(odd)</u>	<u>p(even)</u>
<u>X Y Z</u>		
0 0 0	1	0
0 0 1	0	1
0 1 0	0	1
0 1 1	1	0
1 0 0	0	1
1 0 1	1	0
1 1 0	1	0
1 1 1	0	1

→ p(odd) bit is chosen in such a way as to make sum of 1's (in all four bits) odd.

→ p(even) bit is chosen in such a way as to make sum of 1's even.

→ The even parity scheme has the disadvantage of having bit combination of all 0's while in the odd parity there is always one bit i.e. 1.

→ The $p(\text{odd})$ is a complement of $p(\text{even})$.

Parity generator:

→ During the transfer of information from one location to another, the parity bit is handled as follows.

→ At the sending end the message (in case 3 bits)

is applied a parity generator, where the required parity bit is generated.

→ The message including the parity bit is transmitted to its destination.

Parity checker:

→ At the receiving end all the incoming bits are applied to parity checker that checks the proper parity bit is transmitted to its destination.

→ An error is detected if the checked parity does not conform to the adopted parity.

→ The parity methods detects the presence of one, three or any odd number of errors. An even number of errors is not detected.

odd functions: → ① Parity generator and checker networks are

logic circuits constructed with XOR and XNOR gates.


→ ② An odd function is a logic function whose

binary value is 1 iff an odd no. of variable are equal to 1 (and in the complement of $p(\text{even})$), XNOR gate is used to implement it.

② According to this definition $p(\text{even})$ function is the XOR of x, y, z , because it is equal to 1 when either one or all three of the variables are equal to 1.

Example: A 3 bit message to be transmitted with an odd parity bit. At the sending end, the odd parity bit is generated by a parity generator circuit which is shown below

Error detection with odd parity



→ This circuit consists of one XOR and one X-NOR gate since $p(\text{even})$ is the ~~XOR~~ of $x \cdot y \cdot z$ and $p(\text{odd})$ is the complement of $p(\text{even})$.

- The message and the odd parity bits are transmitted to their destination where they are applied to the parity checkers.
- An error has occurred during transmission if the parity of the four bits received is even since binary information transmitted was originally odd.
- The o/p of the Parity checker would be 1 when an error occurs that is when number of 1's in the four i/p is even.
- Since XOR function of 4 input is a odd function we again need to complement the o/p by using XNOR gate.

Assignment Topics:

write short notes on

- ① Internal bus
- ② External bus
- ③ Back plain bus
- ④ I/O bus
- ⑤ System bus
- ⑥ Address bus
- ⑦ Data bus
- ⑧ Synchronous bus
- ⑨ Asynchronous bus
- ⑩ Daisy chained based bus arbitration

Important questions:

① a) What are the functional units? Explain each one

b) Explain about different busses in a practical Computer System.

② a) What are the different Performance measures used to represent a computer system performance.

b) What do you mean by a parity bit? Explain with example how even and odd parity bits are generated. Is it possible to correct the errors using parity bits.

③ a) Explain about sign magnitude and 2's Complement approaches for representing the fixed point numbers.

b) Design a 4 bit odd parity generator and checker. Can parity bit be used for error detection. If so how?

④ a) Explain about various busses such as Internal, external, backplane, I/O, system, address, data, Synchronous and asynchronous

b) Explain about daisy chain bus arbitration.